top of page

Saurabh Saxena

Integrated Circuits & Systems for Communications

CURRENT HIGHLIGHTS

Paper accepted for publication in IEEE Solid-State Circuits Letters (SSCL).

Paper accepted for publication in IEEE Solid-State Circuits Letters (SSCL).

A 2.46-4.92 GHz Cascaded Clock Multiplier

A 2.46-4.92 GHz Cascaded Clock Multiplier

1/4

bottom of page