top of page
Saurabh Saxena
Integrated Circuits & Systems for Communications
CURRENT HIGHLIGHTS
Paper accepted for publication in IEEE Solid-State Circuits Letters (SSCL).
A 2.46-4.92 GHz Cascaded Clock Multiplier
1/4
Home
About Me
Teaching
Research
Sponsored Projects
Patents and Publications
Activities
People
Current Students
Group Alumni
More
Use tab to navigate through the menu items.
bottom of page